Abstract -Power management is an important technique to prolong the lifetime of wireless sensor network(WSN). A radiotriggered based wake-up circuit is proposed to control the activation and shutting down of the wireless sensor node, and thus eliminates energy wasting wake-up periods. The radiotriggered wake-up circuit is optimized to achieve maximum sensitivity by characterizing both the impedance transformation network and the rectifier circuit. The simulation and measurement results show that the circuit can produce a DC output of 220mV with the received power as low as -27.7dBm.
I. INTRODUCTION
Wireless sensor network has a tremendous application in environmental, medical, health monitoring, etc. The service time of the battery-powered WSN nodes is determined by the lifetime of the battery. Therefore, the selection process of the hardware should be cautious in order to guarantee the energy saving feature in the WSN node design. For example, the MSP430 processor has five power saving modes with different energy saving features [2] . In one of the working modes, the processor shuts down all the components except for the memory and the current consumption is only 0.1uA which is less than 0.1% of the active working mode. Thus, the low power sleep mode increase the lifetime of WSN remarkably. Power management schemes need to control the time when a node should enter a high power running mode and when to enter a low power sleep mode. The simplicity of changing running mode to sleep mode by applying a set of instructions that shut down hardware components is universally acknowledged. However, difficulties exist in the design process of changing sleep mode to running mode when the CPU is in deep sleep and is unconscious of when to wake up.
To solve this problem, many power management schemes have been proposed. In one method, WSN nodes wake up periodically. The wake up period has to be designed with discretion, because the energy would be wasted if the node wakes up too often and the controller's commands would be missed if the node wakes up too seldom. A common phenomenon is that nothing happened in most of the wake up periods and the node enters sleep mode again. Another method is to use a low power stand-alone radio receiver subsystem to monitor the environment. The node keeps sleeping unless the receiver wakes it up after receiving the signal. For example, Atmel's ATA5283 is an ideal chip to do this work [3] . The newly proposed PicoRadio has the similar function [4] .The consumption of extra energy and cost is the negative part of this method.
In this paper, we propose a passive radio-triggered wakeup circuit consisted of some diodes, capacitors, and inductors. It can translate RF power to DC power with high efficiency. When the WSN controller wants to wake up the nodes, it sends out radio signal. The passive circuit harvests radio power and produces a DC power to trigger the interrupt to wake up the sensor node. The circuit itself does not have any power supply. This method is characterized by simplicity, energy efficiency, and low cost.
The following section describes the system view of the radio-triggered wake-up circuit. Section III presents the circuit level design. Section IV provides the simulation and measurement results, and the paper concludes in Section V.
II. SYSTERM OVERVIEW
The WSN with radio-triggered wake-up circuit can wake up by means of harvesting power from RF wave radiation. And the network controller must transmit a high intensity RF signal wirelessly through the air. The wake-up circuit must wake up the nodes immediately when the controller wants to wake up the nodes. Fig. 1(a) shows how the controller and nodes system work. The controller sends out high intensity RF signal. When the node is near the controller, it picks up the RF signal and produces a DC voltage to wake up the rest circuit of the node. Fig. 1(b) shows the block diagram of radiotriggered wake-up circuit in a WSN node. The RF to DC radio-triggered wake-up circuit is designed to operate in UHF frequency in the ISM band of 915MHz. We assume that the wake-up circuit must work at a distance no less than 20 meters. The RF to DC radio-triggered wake-up circuit, shown in Fig.2 , consists of an antenna to pick up the radio power, an impedance matching network to ensure maximum power transfer in the system, and a rectifier to convert RF power to DC voltage. Where Ps is the transmission power of the controller, Gs is the gain of the controller antenna, Gr is the gain of the node antenna, λ is the wavelength of the electromagnetic wave, and d is the distance between the controller and the node. In order to increase the working distance of the controller, one can increase the transmission power or increase the antenna gain. We assume the transmission power Ps is 4W, the antenna gain is 0dB. The wavelength λ of 915MHz is 0.328 meter. If the distance between the controller and the node is 40 meter, the received power Pr will be 1.7uW (-27.7dBm).
The impedance matching network transforms the input impedance of the rectifier to the impedance of the antenna. Good impedance matching between antenna and rectifier can reduce transmission loss and increase voltage gain [6] . Another function of the impedance matching network is to passively amplify the voltage. The theoretical amplifier efficiency of a matching network is expressed as the following equation [7] .
Where out V is the output voltage of the matching network, in V is the input voltage of the matching network, and Q is the quality factor of the matching network. Equation (2) implies that the maximum gain of the matching circuit is achieved with the maximum quality factor Q. One drawback of the high Q circuit is that it can reduce the bandwidth of the circuit.
Rectifier is the most important module. It converts the RF energy to DC voltage. Because of the RF energy at the input of the rectifier is very weak, multistage rectifier is commonly used in the design [8] [9] .
III. CIRCUITS DESIGN

A. Basic Voltage Doubler Rectifier
Basic voltage doubler rectifier is shown in Fig.3 . It's made up of two diodes and two capacitors. Two diodes are connected in series, so that forward current must flow from the ground potential to the positive terminal of the output voltage Vout. Capacitor C1 prevents DC current from flowing into the circuit. It stores charge and permits high frequency currents to flow. Capacitor C2 stores the resulting charge to smooth the output voltage Vout. The basic voltage doubler rectifier is a charge-pump structure. Capacitor C1 and diode D1 is a dc-level shifter. Capacitor C2 and diode D2 is a peak detector. As shown in Fig. 4 (a) , when the RF voltage is negative and larger than the turn-on voltage of the diode D1, the current flows from the ground node through the diode and causes charge to accumulate on the capacitor C1. At the negative peak, the voltage across the capacitor C1 is the difference between the negative peak voltage and the voltage on top of the diode. The right plate of the capacitor will be charged up to (Vpk-Von). As a result, the dc level of the signal applied to the peak detector shifted to (Vpk-Von). Therefore, the dc voltage over the capacitor C2 in the positive half period is equal to (2Vpk-2Von). When the received RF power is invariable, in order to increase the output voltage Vout, the voltage on top of the diode must be as low as possible.
B. Multistage Rectifier
One stage rectifier can't produce a voltage high enough to trigger the CPU, so multistage rectifier is proposed. As shown in Fig.3 . If we changed the ground level to a DC voltage Vrf, as has been analyzed above, the output voltage Vout will be (2Vpk-2Von+ Vrf). So we can cascade the basic voltage doubler rectifiers as shown in Fig.5 .
The DC voltage generated at each stage is applied as the DC reference to its following stage. Therefore, the DC output voltage of the N-stage multistage rectifier is expressed as the following equation .
Equation (3) implies that one could continue to add as many stages as required to convert event the most modest input RF voltage into a proper output voltage Vout. But as stages are added, more and more power are wasted in the diodes, capacitors, and PCB lines. So the number of the stages must be carefully designed. We use Avago's zero bias schottky diode HSMS2852 in our experiment. At small signal level, the schottky diode can be represented by a linear equivalent circuit [10] , as shown in Fig.6 . Where Rj is the junction resistance of the diode, Cj is the junction capacitance of the diode, Rs is the parasitic resistance representing losses in the diode's bond wire and the bulk silicon at the base of the chip, Lp and Cp are package parasitic inductance and capacitance.
As far as the HSMS2852 with SOT-23 package is concerned, Rj is 9Kohm, Cj is 0.16pF, Rs is 20ohm, Cp is 0.08pF, and Lp is 2nH. We use ADS software to simulate the input impedance of the multistage rectifier with the equivalent circuit in Fig.6 . The capacitors in the multistage rectifier are set to 100pF. The simulation result is shown in Table I . The resistance and reactance reduce with the increasing of stages.
C. Matching Network
From Table I we can see that the input equivalent impedance of different stages consist of resistance and capacitive reactance. The impedance of the antenna is assumed as 50ohm for the 1/4 wavelength printed monopole antenna which is used in the experiment. As has mentioned above, the matching network must have a high Q to produce high voltage for the rectifier. So a simple two elements L type matching is unsuitable. Because the Q of L type matching network is fixed. The three elements π type matching network is flexible to adjust the Q as requested. So a more flexible π type matching network is designed here. For the basic one stage rectifier, an L type and a π type matching network are designed and compared. Fig.7 (a) shows the result of the L type matching network and Fig.7 (b) shows the result of the π type matching network. Where Vmatch is the voltage measured at the output of matching network, Vdc is the DC voltage output at the output of the rectifier. Fig.7 (a) and Fig.7 (b) are tested with input RF signal of 1.7uW (-27.7dBm). From Fig.7 we can see that three elements π type matching network produces a voltage higher than the two elements L type network and this is because the π type matching network has a higher Q than L type network. In order to acquire high voltage output, it's better to use π type matching network. As has calculated with equation (1) above, with a distance of 40 meters and transmitting power of 4W, the received signal strength is 1.7uW(-27.7dBm). So, the basic one stage rectifier with good impedance matching will produce a DC voltage of about 200mV.
D. Optimization of the circuit
As has discussed above, both rectifier's impedance and efficiency are changed corresponding to the stages. From equation (3), for larger N, higher Vout can be derived. However, optimal number of stages should be found with a compromise between high DC output and low power loss due to power consumption of schottky diodes. At the same time, the Von voltage of the zero bias schottky diode can't be neglected when the input signal is very weak. So the more the stages, the more voltage will drop on the diodes. Table. 2 shows the DC output voltage which is changed with the number of stages. The result is acquired with the input RF signal power of 100uW (-10dBm), 20uW (-17dBm), 6.8uW (-21.7dBm), and 1.7uW (-27.7dBm).
From Table II we can see that when the input power is high, the output voltage increase with the stages very obviously. But when the input power is low, the output voltage increases with the stages very slowly. So, for the radio-triggered wake-up function, two stages multistage rectifier circuit is suitable. Simulation result shows that a 10 stages multistage rectifier can produce a voltage of 5.016V with the input signal power of -10dBm.
The rectifier output voltage is changed with the load impedance. For larger load impedance, higher Vout voltage can be derived. The simulated and measured result in this paper was achieved with the load impedance of 100Kohm. With bigger load impedance, higher voltage can be achieved.
The time domain simulation waveform of the two stages rectifier is shown in Fig.8 . We can see that with the increasing of the input power, it will take shorter time for the output voltage to become smooth. With the input power of -27.7dBm, it takes about 25us to produce a voltage of 200mV. But with the input power of -10dBm, it only takes about 3us to produce a voltage of 200mV. We can see that the rising time is less than 30us, and this is an acceptable time to trigger the CPU to wake up. IV. EXPERIMENTAL RESULTS Fig.9 shows the measured return loss(S11）result in the frequency band of 900-930MHz. We can see that most of the energy is transmitted to the radio-triggered circuit in 915MHz. Fig.10 (a) shows the DC output with the input power of -27.7dBm and Fig.10 (b) with the input power of -21.7dBm.
From Fig.10 we can see that the measured voltage level is close to the simulation result. And the rising time of the voltage is similar to the simulation result too. Fig.11 (a) shows the simulated and measured output DC voltage as a function of the input power. Fig.11 (b) shows the simulated and measured output DC voltage as a function of distance with fixed transmitting power of 4W.
V. CONCLUSION In this paper, we presented a radio-triggered wake-up circuit and explored its application in WSN nodes. By harvesting energy from the radio signal, the radio-triggered hardware provided wake-up signal to the CPU without using internal power supply. And it took no more than 30us for the circuit to produce the wake-up signal. The circuit produced a DC output of 220mV with the received power as low as 1.7uW (-27.7dBm), corresponding to 40 meter distance in free-space with a 4W radiation source. The lifetime of a WSN node with this circuit could be prolonged. Meanwhile, the synchronization of WSN can benefit from this technique too.
